7 Mar
2001
7 Mar
'01
9:51 a.m.
On Mar 6, 20:07, Gregory R. Travis wrote:
The three RL02s also all accept power and come on. However, they
all illuminate their fault light when power is
applied. I cannot
remember if RL02s will do this when not connected to their
controller - anyone?
Yes, that's what happens if either the terminator or the controller is not
connected.
p.s. The Nat. Semi board is a bit strange. It has an
area of
16x4 TI 64K-bit chips (i.e 64x64k/8 = .5MB) and another
area of 10x4 TI 64K-bit chips (i.e. .3MB). No matter
what I do, I can't do the math to get this board to
fit into a 256/512/1MB size. I ASSUME it's a .5MB
board, but what about the extra chips?
Is it ECC memory?
--
Pete Peter Turnbull
Network Manager
Dept. of Computer Science
University of York
Received: (from major@localhost)
by minnie.cs.adfa.edu.au (8.9.3/8.9.3) id AAA25238
for pups-liszt; Thu, 8 Mar 2001 00:04:29 +1100 (EST)
(envelope-from owner-pups(a)minnie.cs.adfa.edu.au)
From "Gregory R. Travis"
<greg(a)ciswired.com> Wed Mar 7 22:59:46 2001
Received: from goby.ciswired.com
(IDENT:root@goby.ciswired.com [206.97.67.65])
by minnie.cs.adfa.edu.au (8.9.3/8.9.3) with ESMTP id AAA25234
for <pups(a)minnie.cs.adfa.edu.au>; Thu, 8 Mar 2001 00:04:25 +1100 (EST)
(envelope-from greg(a)ciswired.com)
Received: from weasel.ciswired.com (root(a)weasel.ciswired.com [206.97.67.73])
by goby.ciswired.com (8.8.7/8.8.7) with ESMTP id HAA21274;
Wed, 7 Mar 2001 07:51:29 -0500
Received: from localhost (greg@localhost)
by weasel.ciswired.com (8.9.3/8.9.3) with ESMTP id HAA21599;
Wed, 7 Mar 2001 07:59:46 -0500
X-Authentication-Warning: weasel.ciswired.com: greg owned process doing -bs
Date: Wed, 7 Mar 2001 07:59:46 -0500 (EST)
From: "Gregory R. Travis" <greg(a)ciswired.com>
To: "Fred N. van Kempen" <Fred.van.Kempen(a)microwalt.nl>
cc: pups(a)minnie.cs.adfa.edu.au
Subject: RE: [pups] Spares, et. al for 11/44 system
In-Reply-To: <6F63E31101C6D41196490008C7B2BFC32D32(a)mwnt4.microwalt.nl>
Message-ID: <Pine.LNX.4.10.10103070756400.21204-100000(a)weasel.ciswired.com>
MIME-Version: 1.0
Content-Type: TEXT/PLAIN; charset=US-ASCII
Sender: owner-pups(a)minnie.cs.adfa.edu.au
Precedence: bulk
On Wed, 7 Mar 2001, Fred N. van Kempen wrote:
Hi,
Thought about that too but the math doesn't work. 40+64 chips = 104
chips * 65536 bits per chip = 6815744 total bits.
6815744 doesn't divide cleanly by any of 9, 18, 19, 36, or 38
greg
Gregory Travis
Cornerstone Information Systems ATS
greg(a)ciswired.com
812 330 4361 ext. 18
p.s. The Nat. Semi board is a bit strange. It
has an area of
16x4 TI 64K-bit chips (i.e 64x64k/8 = .5MB) and another
area of 10x4 TI 64K-bit chips (i.e. .3MB). No matter
what I do, I can't do the math to get this board to
fit into a 256/512/1MB size. I ASSUME it's a .5MB
board, but what about the extra chips?
FastECC or parity, most likely... usually two or three bits per
word... 256K x 18.