Hardware Simulator Tutorial

This program is part of the software suite that accompanies the book

The Elements of Computing Systems

by Noam Nisan and Shimon Schocken

MIT Press

www.idc.ac.il/tecs

This software was developed by students at the Efi Arazi School of Computer Science at IDC

Chief Software Architect: Yaron Ukrainitz

Background

The Elements of Computing Systems evolves around the construction of a complete computer system, done in the framework of a 1- or 2-semester course.

In the first part of the book/course, we build the hardware platform of a simple yet powerful computer, called Hack. In the second part, we build the computer's software hierarchy, consisting of an assembler, a virtual machine, a simple Java-like language called Jack, a compiler for it, and a mini operating system, written in Jack.

The book/course is completely self-contained, requiring only programming as a pre-requisite.

The book's web site includes some 200 test programs, test scripts, and all the software tools necessary for doing all the projects.

The book's software suite

🔁 D:\hack\TECS\t	ools _ 🗆 🗙	
File Edit View	Favorites T 🌺 🏨	
📔 🔃 Back 🔹 🔿 👻	🔁 🕅 Search 🛛 »	
Address D:\hack\TECS\tools 💌 🔗 Go		
Name 🛆	Size	
bin	This tutorial is	
🛅 builtIn	about the	
os	hardware	
Assembler.bat	simulator.	
🖹 Assembler.sh	1 КВ	
CPUEmulator.bat	1 KB	
CPUEmulator.sh	1 KB	
HardwareSimulato		
📋 HardwareSimulato		
eindex.htm	21 KB	
JackCompiler.bat	1 KB	
JackCompiler.sh	1 KB	
i≣i readme.txt	4 KB	
TextComparer.ba		
VMEmulator.bat	1 KB	
VMEmulator.sh	1 KB	
•		

(All the supplied tools are dual-platform: Xxx.bat starts Xxx in Windows, and Xxx.sh starts it in Unix)

Simulators

(HardwareSimulator, CPUEmulator, VMEmulator):

- Used to build hardware platforms and execute programs;
- Supplied by us.

<u>Translators</u> (Assembler, JackCompiler):

- Used to translate from high-level to low-level;
- Developed by the students, using the book's specs; Executable solutions supplied by us.

<u>Other</u>

- віл: simulators and translators software;
- builtin: executable versions of all the logic gates and chips mentioned in the book;
- os: executable version of the Jack OS;
- TextComparer: a text comparison utility.

The Hack computer

The hardware simulator described in this tutorial can be used to build and test many different hardware platforms. In this book, we focus on one particular computer, called Hack.

Hack -- a 16-bit computer equipped with a screen and a keyboard -- resembles hand-held computers like game machines, PDA's, and cellular telephones.

The first 5 chapters of the book specify the elementary gates, combinational chips, sequential chips, and hardware architecture of the Hack computer.

All these modules can be built and tested using the hardware simulator described in this tutorial.

That is how hardware engineers build chips for real: first, the hardware s designed, tested, and optimized on a software simulator. Only then, the resulting gate logic is committed to silicon.






- I. Getting started
- II. <u>Test scripts</u>
- III. Built-in chips
- IV. <u>Clocked chips</u>
- V. <u>GUI-empowered chips</u>
- VI. Debugging tools
- VII. The Hack Platform

<u>Relevant reading</u> (from "The Elements of Computing Systems"):

- Chapter 1: Boolean Logic
- Appendix A: Hardware Description Language
- Appendix B: *Test Scripting Language*




Chip Definition (.hdl file)



- Chip interface:
 - □ Name of the chip
 - □ Names of its input and output pins
 - Documentation of the intended chip operation
- Typically supplied by the chip architect; similar to an API, or a contract.

Chip Definition (.hdl file)




- Any given chip can be implemented in several different ways. This particular implementation is based on: Xor(a,b) = Or(And(a,Not(b)), And(b,Not(a)))
- Not, And, Or: Internal parts (previously built chips), invoked by the HDL programmer
- nota, notb, w1, w2: internal pins, created and named by the HDL programmer; used to connect internal parts.

Loading a Chip

Bile View Run Help	<u>_ </u>
Slow Fast Format: View: Decimal I Screen Screen	
Chip Name : 0	
Input pins Output pins	
Name Value Value	
🖉 Load Chip	
Look <u>i</u> n: 🗖 01 🔽 💽 🔐 🖄 🔡	
Not.hdl	
Not16.hdl	
orrection of the second s	
Or8Way.hdl	
HDL 🕢 🔽 Xor.hdl	
File <u>n</u> ame: Xor.hdl Load Chip	
Files of type: HDL Files	
Navigate to a	
directory and select	
an .hdl file.	

HW Simulator Tutorial <u>www.idc.ac.il/tecs</u>

Loading a Chip



Exploring the Chip Logic

Hardware Simulator (1.4b1) - G:\TECS\projects\01\Xor.hdl File View Run Help	
	Animate: Format: View: I Program flow I Decimal I Screen I
Chip Name : Kor Time : 0	
Input pins Output pins Name Value Name Value Value Out	
1. Click the PARTS keyword HDL /** * Exclusive-or gate. out = ax	 2. A table pops up, showing the chip's internal parts (lower-level chips) and whether they are: Primitive ("given") or composite (user-defined) Clocked (sequential) or unclocked (combinational)
Exclusive-or gate. out = a x */ CHIP Xor { IN a, b; OUT out; PARTS: Not(in=a, out=nota); Not(in=b, out=notb); And(a=a, b=notb, out=w1); And(a=nota, b=b, out=w2); Or(a=w1, b=w2, out=out); }	

Exploring the Chip Logic

醫Hardware Simulator (1.4b1) - G:\TECS\projects\01\Xor.hdl File View Run Help	
💷 🔊 🖿 < 📓 🌠 🍕 👘 Hain Animate: Format: View: Slow Fast Program flow 🔽 Decimal 🔽 Screen 💌	
Chip Name : Kor Time : D	
Imput pins Output pins Name Value a 0 out 0 b 0 1. Click any one of the chip PARTS 1. Click any one of the chip PARTS A convenient debugging tool. HDL Part pins Not * Exclusive-or gate, out = a a b cHIP Xor { IN a, b; out out;	
PARTS: Not(in=a, out=nota); Not(in=b, out=notb); And(a=a, b=notb, out=w1); And(a=nota, b=b, out=w2); Or(a=w1, b=w2, out=out); }	

Interactive Chip Testing

Hardware Simulator (1.1b) - E:\project	1\Xor.hdl		IX
<u>F</u> ile <u>V</u> iew <u>R</u> un <u>H</u> elp			
Chip Name : Xor	Time: 0	Animate 1. <u>User:</u> changes the values of some input pins	
Input pins	Output pins	2. <u>Simulator:</u> responds by:	
Name Value	Name Value out 1	 Darkening the output and internal pins, to indicate that the displayed values are no longer valid 	
	Re- calc	 Enabling the eval (calculator-shaped) button. 	
		3. User: Clicked the eval button	
HDL // Xor (exclusive or) gate // if a<>b out=1 else out=0 CHIP Xor { IN a,b; OUT out; PARTS:	Internal pins Name Value nota 1 notb 0 w1 0 w2 1	4. <u>Simulator:</u> re-calculates the values of the chip's internal and output pins (i.e. applies the chip logic to the new input values)	
Not (in=a,out=nota); Not (in=b,out=notb); And (a=a,b=notb,out=w1); And (a=nota,b=b,out=w2); Or (a=w1,b=w2,out=out); }		5. To continue interactive testing, enter new values into the input pins and click the <i>eval</i> button.	



Test Scripts

load Xor.hdl, output-file Xor.out, compare-to Xor.cmp, output-list a%B3.1.3 b%B3.1.3 out%B3.1.3; set a 0, set b 0, eval, output; Generated set a 0, output file set b 1, (Xor.out) eval, output; Etc. out b а 0 0 0 0 1 1 1 0 1 1 1 0

Test scripts:

- Are used for specifying, automating and replicating chip testing
- Are supplied for every chip mentioned in the book (so you don't have to write them)
- Can effect, batch-style, any operation that can be done interactively
- Are written in a simple language described in Appendix B of the book
- Can create an <u>output file</u> that records the results of the chip test
- If the script specifies a <u>compare file</u>, the simulator will compare the **.out** file to the **.cmp** file, line by line.

Loading a Script


Bardware Simulator (1.1b) - E:\project 1\Xor.hdl File View Run Help	<u>- 0 ×</u>
Animate: Format: View: Image: Slow Fast Animate: Format: View: Image: Screen Image: Screen	
Chip Name : Kor Time : 0	
Imput pins Output pins Name Value a 0 b 0 b 0 To load a new script (.tst file), click this button; Hot Interactive loading of the chip itself (.hdl file) may not be necessary, since the test script typically contains a P "load chip" command. Not (habDotenout), And (searbabbottott, itst); Interactive loading of the chip itself (.hdl file) may not be necessary, since the test script typically contains a P "load chip" command. Not (habDotenout), And (searbabbotter#1); And (searbabbotter#2); (); (sew1)=#2,out=vout);	

Script Controls

😹 Hardware Simulator (1.1b) - E:\project 1\Xor.hdl File View Run Help Animate: Format: View: \sum e 91 $\langle \langle \langle$ 🔽 Decimal 🔽 Script -Program flow Slow Fast load Xor.hdl. Chip Nan e : O output-file Xor.out. compare-to Xor.cmp, utput pins Input pins output-list a%B3.1.3 b%B3.1.3 out%B3.1.3; Controls Valu Name Nai set a O. the script 0 out setbO. 0 execution eval. Script = output; speed series of set a O. setb1, simulation eval. output; steps, each Resets set a 1. ending with setb0. the script eval. a semicolon. output; Pauses the set a 1. HDL setb1, script execution eval. //Xor(ex or) gate 0 output; ∥ifa<> lse out=0 noth 0 CHIP Xor 0 Multi-step execution, IN a.b. 0 OUT ou until a pause PARTS: Not(ir ita) Notic Executes the next simulation step Þĺ ٩l .∎I . ► New script loaded: E:\project 1\Xor.tst


HW Simulator Tutorial www.idc.ac.il/tecs

Running a Script



HW Simulator Tutorial www.idc.ac.il/tecs

Running a Script



Viewing Output and Compare Files

Hardware Simulator (1.1b) - E:\project 1\Xor.hdl File View Run Help		
	Animate: Format: View:	
💷 🔪 🔳 ≪ 🔳 🍥 🗐 ┩	Animate: Format: View: Slow Fast Program flow Decimal Output	
	a b out	
Chip Name : Xor Time :		
Input pins Output pins		
Name Value Name	Value 1 1 0	
b 1 out		
	<u>Observation:</u>	
	This output 1	ile
	looks like a 2	Xor
	truth table	
HDL Internal pins		
// Xor (exclusive or) gate	Value	
// if a<>b out=1 else out=0 notb	0	
CHIP Xor { w1 IN a,b; w2	Conclusion: the c	
OUT out;	<u>Conclusion:</u> the c	
PARTS: Not (in=a,out=nota);	(Xor.hdl) is a	pparently
Not (in=b,out=notb);	correct (but not	necessarily
And (a=a,b=notb,out=w1);		nececcany
And (a=nota,b=b,out=w2); Or (a=w1,b=w2,out=out);	efficient).	
}		
End of script - Comparison ended successfuly		


HW Simulator Tutorial www.idc.ac.il/tecs



Built-In Chips

<u>General</u>

- A built-in chip has an HDL interface and a Java implementation (e.g. here: Mux16.class)
- The name of the Java class is specified following the BUILTIN keyword
- Built-In implementations of <u>all</u> the chips that appear in he book are supplied in the tools/buitIn directory.



Built-in chips are used to:

- Implement primitive gates (in the computer built in this book: Nand and DFF)
- Implement chips that have peripheral side effects (like I/O devices)
- Implement chips that feature a GUI (for debugging)
- Provide the functionality of chips that the user did not implement for some reason
- Improve simulation speed and save memory (when used as parts in complex chips)
- Facilitate behavioral simulation of a chip before actually building it in HDL
- Built-in chips can be used either *explicitly*, or *implicitly*.

Explicit Use of Built-in Chips

👹 Hardware Simulator (1.4b1) - G:\TECS\tools\builtIn\Mux16.hdl	
File View Run Help	
Slow Fast Program flow Decimal Screen	
Chip Name : Mux16 Time : 0	
Input pins Output pins The chip is loaded from the	j –
Name Value Name Value tools/buitTn directory	
	ne chips
mentioned in the book).	1
Load Chip	×
Look <u>i</u> n: 🗖 builtin 🔽 🗈 🔐	
HalfAdder.hdl	그
HDL Inc16.hdl	
// MIT Press 2004. Book site: http://www	
// File name: tools/builtIn/Mux16.hdl	
*16-bit multiplexor. If sel=0 then Mux4Way16.hdl	-
CHIP Mux16 { Standard interface. File name: Mux16.hdl Load Chip	
IN a[16], b[16], sel; OUT out[16]; Files of type: HDL Files <u>C</u> ancel	
BUILTIN Mux; Built-in implementation.	
HW Simulator Tutorial www.idc.ac.il/tecs Tutorial Index	Slide 23/49

Implicit Use of Built-in Chips


```
/** Exclusive-or gate. out = a xor b */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    Not(in=a,out=Nota);
    Not(in=b,out=Notb);
    And(a=a,b=Notb,out=aNotb);
    And(a=Nota,b=b,out=bNota);
    Or(a=aNotb,b=bNota,out=out);
}
```

- When any HDL file is loaded, the simulator parses its definition. For each internal chip xxx(...) mentioned in the PARTS section, the simulator looks for an xxx.hdl file in the same directory (e.g. Not.hdl, And.hdl, and or.hdl in this example).
- If xxx.hdl is found in the current directory (e.g. if it was also written by the user), the simulator uses its HDL logic in the evaluation of the overall chip.
- If xxx.hdl is not found in the current directory, the simulator attempts to invoke the file tools/builtIn/xxx.hdl instead.
- And since tools/builtIn includes executable versions of all the chips mentioned in the book, it is possible to build and test any of these chips before first building their lower-level parts.



Clocked (Sequential) Chips

- The implementation of clocked chips is based on *sequential logic*
- The operation of clocked chips is regulated by a master clock signal:



- In our jargon, a clock cycle = tick-phase (low), followed by a tock-phase (high)
- During a *tick-tock*, the internal states of all the clocked chips are allowed to change, but their outputs are "latched"
- At the beginning of the next *tick*, the outputs of all the clocked chips in the architecture commit to the new values
- In a real computer, the clock is implemented by an oscillator; in simulators, clock cycles can be simulated either manually by the user, or repeatedly by a test script.

The D-Flip-Flop (DFF) Gate

```
/** Data Flip-flop:
 * out(t)=in(t-1)
 * where t is the time unit.
 */
CHIP DFF {
 IN in;
 OUT out;
BUILTIN DFF;
 CLOCKED in, out;
}
```


DFF:

- A primitive memory gate that can "remember" a state over clock cycles
- Can serve as the basic building block of all the clocked chips in a computer.

Clocked chips


- Clocked chips include registers, RAM devices, counters, and the CPU
- The simulator knows that the loaded chip is clocked when one or more of its pins is declared "clocked", or one or more of its parts (or sub-parts, recursively) is a clocked chip
- In the hardware platform built in the book, all the clocked chips are based, directly or indirectly, on (many instances of) built-in DFF gates.

Simulating Clocked Chips



HW Simulator Tutorial www.idc.ac.il/tecs

Simulating Clocked Chips




HW Simulator Tutorial www.idc.ac.il/tecs

Simulating Clocked Chips Using a Test Script

Hardware Simulator (1.1b) - D:\hack\tools\BuiltIn\RAM8.hdl File View Run Help	
Chip Nam : RAMB (Clocked) Time : 1	Animate: Format: View: Program flow Decimal Script Repeat { Tick, Tock; }
int 112 addre 112 addre 112 addre 15 speed, and thus the simulated clock speed, and thus the overall chip execution speed Single-action tick-tock HDL # B-registers memory CHIP RAM8 {	 <u>Default script:</u> always loaded when the simulator starts running; The logic of the default script simply runs the clock repeatedly; Hence, executing the default script has the effect of causing the clock to go through an infinite train of tics and tocks.
IN in[16], load, address[3]; OUT out[16]; BUILTIN RAM8; CLOCKED in, load; }	This, in turn, causes all the clocked chip parts of the loaded chip to react to clock cycles, repeatedly.
	<u>ــــــــــــــــــــــــــــــــــــ</u>




Built-in Chips with GUI Effects




HW Simulator Tutorial www.idc.ac.il/tecs

The Logic of the GUIDemo Chip



- Effect: When the simulator evaluates this chip, it displays the GUI sideeffects of its built-in chip parts
- Chip logic: The only purpose of this demo chip is to force the simulator to show the GUI of some built-in chips. Other than that, the chip logic is meaningless: it simultaneously feeds the 16-bit data input (in) into the RAM16K and the screen chips, and it does nothing with the keyboard.

GUIDemo Chip in Action






The simulator recognizes and maintains the following variables:

- <u>Time</u>: the number of time-units (clock-cycles) that elapsed since the script started running is stored in the variable time
- Pins: the values of all the input, output, and internal pins of the simulated chip are accessible as variables, using the names of the pins in the HDL code
- <u>GUI elements</u>: the values stored in the states of GUI-empowered built-in chips can be accessed via variables. For example, the value of register 3 of the RAM8 chip can be accessed via RAM8[3].

All these variables can be used in scripts and *breakpoints*, for debugging.

Breakpoints




Scripts for Testing the Topmost Computer chip

```
load Computer.hdl
ROM32K load Max.hack,
output-file ComputerMax.out,
compare-to ComputerMax.cmp,
output-list time%S1.4.1
         reset%B2.1.2
         ARegister[]%D1.7.1
         DRegister[]%D1.7.1
         PC[]%D0.4.0
         RAM16K[0]%D1.7.1
         RAM16K[1]%D1.7.1
         RAM16K[2]%D1.7.1;
breakpoint PC 10;
// First run: compute max(3,5)
set RAM16K[0] 3,
set RAM16K[1] 5,
output;
repeat 14 {
    tick, tock, output;
}
// Reset the PC (preparing for
// second run)
set reset 1,
tick, tock, output;
// Etc.
clear-breakpoints;
```

- Scripts that test the CPU chip or the Computer chip described in the book usually start by loading a machine-language program (.asm or .hack file) into the ROM32K chip
- The rest of the script typically uses various features like:
 - Output files
 - Loops
 - Breakpoints
 - Variables manipulation
 - tick, tock
 - Etc.
- All these features are described in Appendix B of the book (*Test Scripting Language*).


Visual Options





Hack: a General-Purpose 16-bit Computer

Sample applications running on the Hack computer:



These programs (and many more) were written in the Jack programming language, running in the Jack OS environment over the Hack hardware platform. The hardware platform is built in chapters 1-5, and the software hierarchy in chapters 6-12.

HW Simulator Tutorial www.idc.ac.il/tecs

The Hack Chip-Set and Hardware Platform

Elementary logic gates	Combinational chips
(Project 1):	(Project 2):
• Nand (primitive)	HalfAdder
Not	FullAdder
And	Add16
• Or	Inc16
Xor	■ ALU
Mux	1110
Dmux	
Not16	
14.4	

Sequential chips

(Project 3):

DFF (primitive)

Bit

Register

- RAM8
- RAM64
- RAM512
- RAM4K
- RAM16K

PC **Computer Architecture**

(Project 5):

- Memory
- CPU
- Computer

- Not16
- And16
- Or16
- Mux16
- Or8Way
- Mux4Way16
- Mux8Way16
- DMux4Way
- DMux8Way

Most of these chips are generic, meaning that they can be used in the construction of many different computers.

The Hack chip-set and hardware platform can be built using the hardware simulator, starting with primitive Nand.hal and DFF.hdl gates and culminating in the Computer.hdl chip.

This construction is described in chapters 1,2,3,5 of the book, and carried out in the respective projects.

I was surprised to find that the chips were covered with such combatants, that it was not a duellum, but a bellum, a war between two races of ants, the red always pitted against the black, and frequently two red ones to one black. The legions of these Myrmidons covered all the hills and vales in my wood-yard, and the ground was already strewn with the dead and dying, both red and black.



It was the only battle which I have ever witnessed, the only battlefield I ever trod while the battle was raging; internecine war; the red republicans on the one hand, and the black imperialists on the other. On every side they were engaged in deadly combat, yet without any noise that I could hear, and human soldiers never fought so resolutely.... The more you think of it, the less the difference. And certainly there is not the fight recorded in Concord history, at least, if in the history of America, that will bear a moment's comparison with this, whether for the numbers engaged in it, or for the patriotism and heroism displayed.

From "Brute Neighbors," Walden (1854).